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Abstract. Synthesis of quaternary quantum circuits involves basic qua-
ternary gates and logic operations in the quaternary quantum domain.
In this paper, we propose new projection operations and quaternary logic
gates for synthesizing quaternary logic functions. We also demonstrate
the realization of the proposed gates using basic quantum quaternary
operations. We then employ our synthesis method to design of quater-
nary adder and some benchmark circuits. Our results in terms of circuit
cost, are better than the existing works.
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1 Introduction
Quaternary quantum computing is gaining importance in the field of quantum in-
formation theory and quantum cryptography as it can represent a Galois Field(4)
quantum system by the basis states |0〉, |1〉, |2〉 and |3〉. The unit of information
is called a qudit which is characterized by a wave function |ψ〉 [1,2] expressed as
a linear superposition of basis states. Multi-valued quantum algebra comprises
the rules for a set of basic logic operations that can be performed on qudits.
While in [3] the structure of a multi-valued logic gate is proposed which is ex-
perimentally feasible with a linear ion trap scheme for quantum computing; this
approach can produce large dimensional circuits. A universal architecture for
multi-valued reversible logic is given in [4], but quantum realization of the cir-
cuits thus obtained is not apparent. The universality of n-qudit gates is presented
in [5], but no algorithms for synthesis were given. Al-Rabedi et al. proposed in [6]
the minimization technique for multi-valued quantum Galois field sum of prod-
ucts (QGFSOP). Quaternary logic is one of the promising multi-valued quantum
logic systems. The binary logic functions can be expressed by grouping 2-bits
together into equivalent quaternary value [7]. This theoretically reduces the to-
tal volume of the physical devices needed to approximately 1/log42, i.e. 1/2 the
volume needed for binary system [7].
The realization of a given quaternary quantum function as a quantum circuit
requires a set of gates for the quaternary logic operations. In [8], the realization
of quaternary Feynman and Toffoli gates using 1-qudit and 2-qudit quaternary
Muthukrishnan-Stroud gates (M-S Gate)[3] are illustrated. The QGFSOP ex-
pressions can be realized by using these Feynman and Toffoli gates [8]. The
method of synthesizing incompletely specified multi-output quaternary function
using quaternary 1-qudit gates and multi-qudit controlled gates has been pro-
posed in [9]. But this synthesis method is not applicable for any arbitrary qua-
ternary functions. In [10], a heuristic alogorithm is proposed for minimization
of a QGFSOP expression for multi-output quaternary logic functions using a
Quaternary Galois Field Decission Diagram (QGFDD). But no quantum gate
level implementation was provided. In this paper, our specific contributions are
as follows:
• new projection operation for synthesizing quaternary logic functions;
• new quaternary logic gates, namely Generalized Quaternary Gate (GQG),
permutative quaternary Controlled Cyclic Shift gate (C2CS) and Modulo4
addition gate;
• new simplification rules for reduction in gate count and circuit levels for
multivalued quantum circuits.
The rest of the paper is organized as follows. We provide the preliminary
concepts of multivalued quantum computing in section 1. We propose the qua-
ternary algebra with a new projection operation in section 2. In section 3, we
introduce some new quaternary logic gates. The proposed synthesis methodology
along with its simplification rules are presented in section 4. The synthesis results
for some example circuits and their comparison with related work are given in
section 5. Concluding remarks appear in section 6.
2 Quaternary Algebra
A brief summary of the quaternary addition, multiplication and NOT operations
as well as the quaternary projection operations L, J and (the new one) P are
presented next. .
2.1 GF(4) arithmetic
Quaternary Galois field GF(4) is an algebraic structure consisting the set of
elements Q={0, 1, 2, 3}. The addition (+) and multiplication (.) operations
over GF(4) are shown in the Table 1.
Table 1. GF(4) Addition and Multiplication
+ 0 1 2 3 . 0 1 2 3
0 0 1 2 3 0 0 0 0 0
1 1 0 3 2 1 0 1 2 3
2 2 3 0 1 2 0 2 3 1
3 3 2 1 0 3 0 3 1 2
2.2 Quaternary Logical NOT
The logical NOT in quaternary quantum system is defined as NOT (a) = a+ 1,
where ′+′ denotes the modulo 4 addition, and a ={0, 1, 2, 3}.
2.3 Quaternary Projection Operations L, J and P
We present nine projection operations, grouped into three types Li, Ji, and Pi,
where i = {0, 1, 2, 3}. While Li and Ji types were defined earlier [11,12] as
Li(a) = 1 if a = i and 0 otherwise, and
Ji(a) = 2 if a = i and 0 otherwise.
We introduce the new Pi type operations, which are defined as
Pi(a) = 3 if a = i and a = 0 otherwise.
Table 2 presents the truth tables for Li, Ji, and Pi types of operators as well
as for the derived operators L′i, J
′
i and P
′
i . The Li, Ji and Pi operations are
commutative, associative and distributive over AND and OR logic.
Table 2. Truth table of projection operations Li, L
′
i, Ji, J
′
i , Pi, P
′
i
a 0 1 2 3 a 0 1 2 3 a 0 1 2 3 a 0 1 2 3
L0(a) 1 0 0 0 J2(a) 0 0 2 0 L
′
0(a) 0 1 1 1 J
′
2(a) 2 2 0 2
L1(a) 0 1 0 0 J3(a) 0 0 0 2 L
′
1(a) 1 0 1 1 J
′
3(a) 2 2 2 0
L2(a) 0 0 1 0 P0(a) 3 0 0 0 L
′
2(a) 1 1 0 1 P
′
0(a) 0 3 3 3
L3(a) 0 0 0 1 P1(a) 0 3 0 0 L
′
3(a) 1 1 1 0 P
′
1(a) 3 0 3 3
J0(a) 2 0 0 0 P2(a) 0 0 3 0 J
′
0(a) 0 2 2 2 P
′
2(a) 3 3 0 3
J1(a) 0 2 0 0 P3(a) 0 0 0 3 J
′
1(a) 2 0 2 2 P
′
3(a) 3 3 3 0
3 Quaternary Logic Gates
The definitions of the existing quaternary logic gates as well as a few newly
introduced quaternary logic gates are provided below. We also show the imple-
mentation of the newly proposed gates using basic quantum ternary operations.
3.1 Quaternary Feynman, Quaternary Toffoli, MAX and MIN gates
The 2-qudit Quaternary Feynman gate [8] is defined as:
Feynman(A, B) = A + B, where ’+’ operator is addition over GF(4)(Figure
1.a).
The quaternary 3-qudit Toffoli gate [8], shown in Figure 1.b is defined as:
Toffoli(A,B,C) = A.B+C, where A and B are the control inputs and C the
target input, ’+’ and ’.’ operators are addition and multiplication over GF(4).
We use the quaternary MAX and MIN gates [13] respectively to replace the
OR and the AND gates. These two gates are defined as
MAX(A1, A2, .., An, B)=
{
Ai if Ai ≥ Aj , i 6= j and Ai ≥ B;
B if ∀i, B ≥ Ai;
MIN(A1, A2, ...An, B) =
{
Ai if Ai ≤ Aj , i 6= j and Ai ≤ B;
B if ∀i, B ≤ Ai;
where i = {1, 2, 3...n} (Figures 2.a, 2.b). The quaternary Feynman and Toffoli
gates can be realized using quaternary M-S gates [7,8], defined as (Figure 2.c)
M-S(A, B) = Z operation on B if A = 3, otherwise B, where Z is one of the
24 shift operations [10] shown in Table 3.
3.2 Generalized Quaternary Gate
A new generalized quaternary gate (GQG) is required to realize the 24 shift
operations [10] given in the Table 3. It is a multi-qudit gate shown in Figure 3.a.
The controlling input of GQG can be used to select the 1-qudit shift operation
on the target input. The GQG is formally defined as
Table 3. Shift Operations over GF(4) [10]
Symbol Operation Symbol Operation Symbol Operation Symbol Operation
x+0 x = x x021 x = 2x+ 2 x23 x = x2 x0231 x = 2x2 + 2
x+1 x = x+ 1 x032 x = 2x+ 3 x01 x = x2 + 1 x03 x = 2x2 + 3
x+2 x = x+ 2 x132 x = 3x x0213 x = x2 + 2 x13 x = 3x2
x+3 x = x+ 3 x012 x = 3x+ 1 x0312 x = x2 + 3 x0123 x = 3x2 + 1
x123 x = 2x x023 x = 3x+ 2 x12 x = 2x2 x02 x = 3x2 + 2
x013 x = 2x+ 1 x031 x = 3x+ 3 x0132 x = 2x2 + 1 x0321 x = 3x2 + 3
A
B
C
A
B
AB+C(GF4)
(b)
A
B
A
A+B 
(a)
Fig. 1. (a) 2-qudit Quaternary Feynman gate (b) 3-qudit quaternary Toffoli gate
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B
z shift operation on B if A=3
B otherwisez
A
z is any 1-qudit transform of Table 3
(a) (b) (c)
Fig. 2. (a) Quaternary MAX gate, (b) Quaternary MIN gate, (c) Quaternary M-S gate
GQG(A1, A2, .., An, B)=


B shift X if A1, A2, .., An = 0;
B shift Y if A1, A2, .., An = 1;
B shift Z if A1, A2, .., An = 2;
B shift W if A1, A2, .., An = 3;
B otherwise;
The realization of a GQG gate using quaternary M-S gates, is shown in Figure
3.b.
X
Y
Z
A1
A2
An
B
B=X if A1,A2...An=0
B=Y if A1,A2,..An=1
B=Z if A1,A2,..An=2
A1
A2
An
B=W if A1,A2,..An=3W
(a) (b)
+3 +1 +3 +1
Z1 Z2 Z3 Z4
A0
B
A0
Z transform of B, 
Z is any shift operation in Table 3
+3 +1 +3 +1A1 A1
+3 +1 +3 +1An An
Fig. 3. (a) A multi-qudit generalized quaternary gate (GQG), and (b) its realization
using M-S gates
Implementation of Li, Ji and Pi operations using GQG We can imple-
ment the Li, Ji and Pi operations by using a GQG, as shown in Figures 4.a,
4.b and 4.c respectively. For Li, Ji and Pi type operations, we set GQG(a,1),
GQG(a,2) and GQG(a,3) respectively.
Li(a)=GQG(a,b)=
b     if a=i
b+1   if a=i+1
2b+1  if a=i+2
3b+1  if a=i+3
L3(a)bb+1
2b+2
3b+3
a
b=1 L0(a)
a
b+1
b
3b+3
2b+2
a
b=1 L1(a)
a
2b+2
3b+3
 b
b+1
a
b=1 L2(a)
a
3b+3
2b+2
b+1
b
a
b=1
a
(a)
Ji(a)=GQG(a,b)=
b     if a=i
b+2   if a=i+1
2b+3  if a=i+2
3b+1  if a=i+3
b
b+2
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a
b=2 J0(a)
a
b+2
b
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a
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a
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 b
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a
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a
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b+2
b
a
b=2 J3(a)
a
(b)
Pi(a)=GQG(a,b)=
b     if a=i
b+3   if a=i+1
2b+1  if a=i+2
3b+2  if a=i+3
b
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a
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Fig. 4. GQG based realization of quaternary projection operations: (a)Li, (b)Ji and
(c)Pi
3.3 Quaternary Controlled Cyclic Shift C2CS gate
We propose a new 3-qudit C2CS gate, used for realizing the simplification rules
for quaternary minterms, as
C2CS(A,B,C) =
{
C0123 if A 6= B;
C otherwise;
where the values of the inputs are from
the set {1, 2, 3} and C0123 is the cyclic shift operation x0123 defined in Table
3. The symbolic representation of C2CS is shown in Figure 5.a and an instance
of this gate is shown in Figure 5.b, where x0123 shift operation is applied on C
if A = 1, B = 3 or A = 3, B = 1. The realization of the C2CS gate using M-S
gates is shown in Figure 6.
ij
ij
0123
A
B
C
A
B
C 0123
(a)
13
13
0123
|1>
|3>
|i>
|1>
|3>
|3i2+1> 
(b)
Fig. 5. (a) Quaternary 3-qudit C2CS gate, and (b) an instance of it.
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C transform by 0123 
shift operation
ij
ij
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0123
Fig. 6. Realization of quaternary 3-qudit C2CS gate with M-S gates
3.4 A new Modulo4 Addition Gate
We introduce the new 2-qudit quaternary Modulo4 Addition gate as: ADD(A,
B)= A
⊕
B, where
⊕
represent the modulo 4 addition. This gate can be used
as a template for simplification of adder circuits. The symbolic representation of
ADD gate is shown in Figure 7.a and the realization using quaternary M-S gate
is shown in Figure 7.b
ADD
A A
B A B
+3 +1 +3 +1
0123 +2 0321
A A
B A B
Fig. 7. (a) 2-qudit Modulo4 Addition Gate, and (b) its realization with M-S gates
4 Proposed Synthesis Methodology
4.1 Overview
Consider an m-variable quaternary quantum logic function
f(a1, a2, . . . , am) =
∑n
i=0(minterms for one )i +
∑p
j=0(minterms for two)j
+
∑s
k=0(minterms for three)k,
where
∑
implies logical quaternary OR, n, p and s are respectively the number
of input vectors for which f is 1, 2 and 3. Thus, f is 0 for (4m − n − p − s) of
the input vectors. We express the minterms for one, two and three using the Li,
Ji and Pi operations respectively. From Table II, we can state that∏m
i=1 L0(ai) =
{
1 if ∀i ai = 0;
0 if ∃ i ai = 1, 2 or 3;
∏m
i=1 L1(ai) =
{
1 if ∀i ai = 1;
0 if ∃ i ai = 0, 2 or 3;∏m
i=1 L2(ai) =
{
1 if ∀i ai = 2;
0 if ∃ i ai = 0, 1 or 3;
∏m
i=1 L3(ai) =
{
1 if ∀i ai = 3;
0 if ∃ i ai = 0, 1 or 2;
∏m
i,p,k,s=1 L0(ai).L1(ap).L2(ak).L3(as) =


1 if ∀i, p, k, s ai = 0, ap = 1, ak = 2, as = 3;
0 if ∃ i, p, k, s ai = 1, 2 or 3, ap = 0, 2 or 3,;
ak = 0, 1 or 2, as = 0, 1 or 2;
where i+ p+ k + s = m.
Hence, the minterms for which f = 1 are
1.
∏m
i=1 L0(ai = 0), 2.
∏m
i=1 L1(ai = 1), 3.
∏m
i=1 L2(ai = 2),
4.
∏m
i=1 L3(ai = 3), 5.
∏m
i,p,k,s=1 L0(ai = 0).L1(ap = 1).L2(ak = 2).L3(as = 3).
Similarly from Table 2, the minterms for which f = 2 are
1.
∏m
i=1 J0(ai = 0), 2.
∏m
i=1 J1(ai = 1), 3.
∏m
i=1 J2(ai = 2),
4.
∏m
i=1 J3(ai = 3), 5.
∏m
i,p,k,s=1 J0(ai = 0).J1(ap = 1).J2(ak = 2).J3(as = 3).
The minterms for which f = 3 are
1.
∏m
i=1 P0(ai = 0), 2.
∏m
i=1 P1(ai = 1), 3.
∏m
i=1 P2(ai = 2),
4.
∏m
i=1 P3(ai = 3), 5.
∏m
i,p,k,s=1 P0(ai = 0).P1(ap = 1).P2(ak = 2).P3(as = 3).
4.2 Simplification Rules
Next, we define six simplification rules derived from Table 2
1. Li(a).0 = 0, Ji(a).0 = 0 and Pi(a).0 = 0
2. Li(a).1 = Li(a), Ji(a).2 = Ji(a) and Pi(a).3 = Pi(a)
3. Li(a) + 0 = Li(a), Ji(a) + 0 = Ji(a) and Pi(a) + 0 = Pi(a)
4. Li(a) + 1 = 1, Ji(a) + 2 = 2 and Pi(a) + 3 = 3
5. Li(a).L
′
i(a) = 0, Ji(a).J
′
i(a) = 0 and Pi(a).P
′
i (a) = 0
6. Li(a) + L
′
i(a) = 1, Ji(a) + J
′
i(a) = 2 and Pi(a) + P
′
i (a) = 3
Simplification Rules for reducing ancilla qudits For gate level realization
of Li, Ji, and Pi we need an ancilla qudit for each of them. Further, to synthesize
an m-variable quaternary function with n minterms specified in our proposed
methodology, we have maximum of n∗m ancilla qudits. However, we can reduce
the number of ancilla qudits by the following three simplification rules based on
the new quaternary C2CS gate and Table 2:
7. Li(a)Lj(b) + Lj(a)Li(b) = C
2CS(aij , bij , 0), Ji(a)Jj(b) + Jj(a)Ji(b) =
C2CS
(aij , bij , 1) and Pi(a)Pj(b)+Pj(a)Pi(b) = C
2CS(aij , bij , 2) Where i, j={1, 2, 3}
8. Li(a).Li(a) = Li(a), Ji(a).Ji(a) = Ji(a) and Pi(a).Pi(a) = Pi(a)
9. Li(a1)Li(a2)..Li(an) = Li(a1, a2, .., an), Ji(a1)Ji(a2)..Ji(an) = Ji(a1, a2, .., an),
and Pi(a1)Pi(a2)..Pi(an) = Pi(a1, a2, .., an), i = {0, 1, 2, 3}.
5 Synthesis of Quaternary Functions
5.1 2-qudit Quaternary Arbitrary Function
The truth table for the 2-qudit arbitrary function f(a, b) is given in Table 4.
Table 4. Truth table of 2-qudit f(a, b)
a , b 00 01 02 03 10 11 12 13 20 21 22 23 30 31 32 33
f(a, b) 0 3 1 2 3 3 2 0 1 2 1 3 2 1 3 2
We re-write the function f(a, b) using our proposed methodology as
f(a, b) = L0(a)L2(b) + L2(a)L0(b) + L2(a)L2(b) + L3(a)L1(b) + J0(a)J3(b) +
J1(a)J2(b) + J2(a)J1(b) + J3(a)J0(b) + +J3(a)J3(b)P0(a)P1(b) + P1(a)P0(b) +
P1(a)P1(b) + P2(a)P3(b)+P3(a)P2(b)
By using simplification rules 7 and 9, we get
f(a, b)=C2CS(a02, b02, 0)+L2(a, b)+L3(a)L1(b)+C
2CS(a03, b03, 1)+C
2CS(a12, b12, 1)+
J3(a, b) + C
2CS(a10, b10, 2) + C
2CS(a23, b23, 0) + P1(a, b)
13
13
23
23
L2
L3 >
ADD
0123
0123
A
B
0
0
1
1
A
Sh
Cout
Fig. 8. Quaternary 2-qudit Half Adder by our synthesis method
5.2 Quaternary Adder
We synthesize the 2-qudit half and full adder circuits using our proposed method-
ology and these circuits are simplified with the use of Modulo4 Addition gate.
But the details are not provided due to limitation of space. The gate level imple-
mentation of 2-qudit half and full adder are shown in Figure 8 and 9 respectively.
ADD
ADD
Cout
L1
Cout
Lo <
L1 >
A
B
Cin
0
1
0
0
1
A
Sh
Sum
Carry
Fig. 9. Quaternary 2-qudit Full Adder by our synthesis method
5.3 Comparison of Results
The quantum cost of the half and the full adder circuits, as shown in Figures
10 and 11, and of the benchmark circuits such as sum2, rd53, rd73, xor5 are
evaluated in terms of the number of M-S gates used. The number of M-S gates
required to realize a 2-qudit Feynman gate, a 3-qudit Toffoli, MAX and MIN
gates are 5, 17, 6, 6 respectively [7,13]. To realize the new GQG, C2CS, ADD
gates we need 8 M-S gates for each of them. The M-S gate count cost comparison
of our circuits with that in [14] are given in Table 6. While the second column of
the table indicates the maximum number of ancilla qudits required to synthesize
the above mentioned circuits, the third column shows the number of ancilla
qudits required after using our simplification rules in Section 4.2. The columns
4, 5 and 6 establish that although our design has a small increase in cost for
the circuits rd53, rd73, xor5, the results for the 2-qudit quaternary half and full
adder shows that there is more than 50% reduction in the M-S gate count cost
compared to [14].
Table 5. Comparison of Quantum cost by our method vs. [14]
# Levels Total Cost
Circuit maximum ancilla qudits Reduced ancilla qudits Ours [14] Ours [14]
Half Adder 36 6 6 23 46 114
Full Adder 120 17 17 40 128 304
Sum2 24 0 4 - 8 -
mul2 16 5 5 - 40 -
ham3 135 95 25 - 135 -
rd53 275 245 15 - 120 -
rd73 475 435 35 - 280 -
xor5 150 120 7 - 56 -
6 Conclusion
In this paper, we have proposed a methodology for logic synthesis of quaternary
quantum circuits. We have defined a minterm based approach of expressing a
quaternary logic function using Li, Ji and Pi operations. We have also stated
the simplification rules for the method. Quaternary half adder, full adder and
some benchmark circuits synthesized by our method, use fewer ternary quantum
gates and hence reduce quantum realization cost compared to earlier method in
[14]. While the number of levels is fewer in our synthesis, the number of ancilla
bits is higher. A synthesis methodology for reduction of the number of ancilla
qudits is being investigated.
References
1. M. A. Nielsen and I. L. Chuang, Quantum Computation and Quantum Information,
Cambridge University Press , 2002.
2. A. Ekert and A. Zeilinger, The physics of quantum information, Springer Verlag,
Berlin, 2002, pp. 1-14.
3. A. Muthukrishnan and C. R. Stroud Jr., Multi-Valued Logic Gates for Quantum
Computation, Phys. Rev. A62, 2000, pp. 0523091-8.
4. P. Picton, A Universal Architecture for Multiple-Valued Reversible Logic, Multiple-
Valued Logic - An International Journal, Vol. 5, 2000, pp. 27-37
5. J. L. Brylinski and R. Brylinski, Universal Quantum Gates, (to appear in Mathemat-
ics of Quantum Computation, CRC Press, 2002) LANL e-print quant-ph/010862.
6. M. Perkowski, A. Al-Rabadi, P. Kerntopf, A. Mishchenko, and M. Chrzanowska-
Jeske, Three-Dimensional Realization of Multivalued Functions Using Reversible
Logic, Booklet of 10th Int. Workshop on Post-Binary Ultra-Large-Scale Integration
Systems (ULSI), Warsaw, Poland, May 2001, pp.47- 53
7. M.M.M Khan, A. K. Biswas, S. Chowdhury, M.Tanzid, K.M.Mohsin, M. Hasan, A.
I. Khan , Quantum realization of some quaternary circuits, TENCON 2008 - 2008
IEEE Region 10 Conference , vol., no., pp.1-5, 19-21 Nov. 2008
8. M. H. Khan, Quantum Realization of Quaternary Feynman and Toffoli Gates Elec-
trical and Computer Engineering, 2006. ICECE ’06. International Conference on ,
vol., no., pp.157-160, 19-21 Dec. 2006
9. M. H. Khan, Synthesis of incompletely specified multi-output quaternary function
using quaternary quantum gates, Computer and information technology, 2007. iccit
2007. 10th international conference on , vol., no., pp.1-6, 27-29 Dec. 2007
10. M.H.A. Khan, N.K. Siddika, M.A. Perkowski, Minimization of Quaternary Ga-
lois Field Sum of Products Expression for Multi-Output Quaternary Logic Function
Using Quaternary Galois Field Decision Diagram, Multiple Valued Logic, 2008. IS-
MVL 2008. 38th International Symposium on , vol., no., pp.125-130, 22-24 May
2008
11. S.B.Mandal, A. Chakrabarti, and S. Sur-Kolay, Synthesis Technique for Ternary
Quantum Logic, 41 th International Symposium on Multiple-Valued Logic, Tuusula,
2011, pp. 218-223.
12. R. L. Herrmann, Selection and implementation of a ternary switching algebra,
Spring Joint Computer Conference, Atlantic City, 1968, pp. 283-290 .
13. N. Giesecke, D. H. Kim, S. Hossain and M. Perkowski, Search for Universal Ternary
Quantum Gate Sets with Exact Minimum Costs, Proceedings of RM Symposium,
Oslo, May 16, 2007.
14. M. H. A. Khan, A recursive method for synthesizing quantum/reversible quaternary
parallel adder/subtractor with look-ahead carry Journal of Systems Architecture 54
(2008) 11131121 .
